This paper analyzes in detail the damage generation in nchannel MOS transistors operating in the substrate enhanced gate current (SEW) regime. The results are also compared with the damage generated during conventional hot carrier stress experiments. Stressing and charge pumping experiments are carried out to study the degradation with different substrate bias. Our results clearly show that the application of a substrate bias enhances degradation, which is strongly dependent on the transverse electric field and spread of the interface trap profile. The possible mechanisms responsible for such trends are discussed.
Introduction
Recently, a new electron injection mechanism referred as CHannel Initiated SEcondary ELectron (CHISEL) injection is proposed by application of negative substrate bias that can provide an eEcient alternative to Channel Hot Electron (CHE) injection. CHISEL has been shown to be effective for programming of non-volatile memory cells and is commonly ascribed to the impact ionization feedback mechanism [l-21 . Over the years a significant effort has been devoted to understand the physical mechanism behind the CHISEL injection with a very few aimed at its reliability issues . Since this new injection mechanism involves high-energy carriers, the need arises to study the damage generation associated with this mechanism. This paper addresses a detailed comparative analysis of damage generation in the n-channel MOS transistors operating under different reverse substrate biases, over a wide range of channel length and oxide thickness. For this purpose hot carrier stress and charge pumping measurements are carried out under identical bias (gate, drain and substrate) and identical hot carrier generation condition. Post stress interface state generation and the resulting drain current degradation has been studied as functions of supply voltage and stress time for different channel length. To substantiate the experimental findings, device simulations using MEDIC1 [SI are performed, We found that the damage generation mechanism with negative substrate bias is strongly dependent on the transverse electric field and spread of the damage distribution.
Experiments
The gate current measurement is done by floating gate (FG) technique [6] Charge pumping measurements are performed using fixed base and varying top level trapezoidal gate pulses having a fiequency of lMHz with rise and fall time of 25011s [7] . The substrate is shorted to ground and the charge pumping current is measured at the source and drain using Keithley 617 electrometer, preceded by a LC low pass filter.
Measurements were performed using isolated LDD n-channel MOS Transistors having 0 . 4 -0 . 1~ channel length and 9nm oxide thickness. All devices used for the measurement have a gate width of 1 0~. The constant bias stress and time dependence studies were performed on the transistors having LeE of 0 . 2~ and To, of 9nm. The stressing at different gate and drain voltages are performed on different transistors located on different dies in an 8-inch wafer. Transfer ID-VG (at vD=1ohv) and charge pumping measurements are carried out before and &er each stress interval. Transconductance degradation is measured from ID-VG characteristics and interface trap distribution was calculated fiom the charge pumping characteristics. Figure 1 shows the schematic representation of carrier generation and injection mechanism with and without substrate bias. With negative substrate bias the electric field across the drain junction increases. The holes generated fiom the first impact ionization (Ml) are heated by this field and cause second impact ionization (M2) deep in the substrate forming secondary electron-hole pairs. The secondary holes leave through the substrate but the secondary electrons are pulled towards the silicon surface by the aid of transverse electric field. Some of these secondary electrons with energy greater than the barrier height are injected to the gate electrode (E) thereby enhancing the gate current. It is to be noted that the injection (U) is spatially broader compared to injection (11).
Results and Discussion
I I With increase in reverse substrate bias the avalanche multiplication factor for holes traveling towards the substrate increases thereby increasing the number of secondary electrons in the substrate. Also the transverse electric field is increased with negative VB helping the carriers to gain enough energy. So, increases exponentially. It is also observed that the increase in damage creation is slower than the increase in gate current which is very beneficial fiom the CHISEL flash cell reliability point of view. The increase in peak transconductance degradation is also more compared to the interface state generation due to increased spread of the damage distribution with increased VB. Figure 6 shows the threshold voltage degradation as a function of time for different stress conditions. As VGS is lowered below VDS the carrier distribution becomes hotter due to higher lateral field but the oxide field at the drain end of the channel becomes repulsive for electrons and attractive for holes. Both these parameters affect the carrier injection thereby degradation. From our measurement it is observed that for VB=OV, AV, is maximum for vG=2.5v. But for VB=-2V AVt is maximum for VG=4.25V and it shows a monotonic increase in AVt with increase in VG stress. This feature can be attributed to higher gate injection (electron trapping) and spread of the interface trap profile with increase in negative VB stress.
3-
i . substrate bias the density of secondary electrons in the channel increases and their injection into the gate electrode is strongly dependent on the transverse electric field. Therefore, we observe higher degradation and a local minimum at VGs=VDs/2 in the substrate enhanced gate current regime. Channel Lenegth , Leff (pm) Figure 9 : Transverse electric field in the channel as a fimction of channel length with and without substrate bias. Figure 8 shows the degradation under constant carrier heating condition as a function of channel length. It is already established before that the total degradation for negative VB stress is due to the combination of primary and secondary hot electrons. As can be seen, for higher channel length the degradation in SEGC regime is more compared to the conventional case. With decrease in channel length the effect of secondary electrons decreases due to decrease in transverse electric field (shown in figure 9 ). It can also be observed that the transconductance degradation remains almost same for VB=O case and decreases for vB=2v with decrease in channel length.
Conclusion
To summarize, extensive stress and charge pumping experiments are carried out to study the damage generation of n-channel transistors operating in the substrate enhanced gate current injection regime. We have obtained a unique set of interface state and transconductance degradation data for different stress biases and channel length. It has been found that the degradation in SEGC regime is strongly dependent on the transverse electric field and spread of the damage distribution. We observe increased threshold voltage degradation with higher gate voltage in the S E W regime due to bigher carrier injection and subsequent electron trapping. With reduction in LeE, the interface state degradation under constant carrier heating conditiori increases but for negative VB stress the increase in degradation is lower compared to zero VB stress. Also, the nature of transconductance degradation is different due to the higher spread of the damage distribution in S E X : regime. The possible mechanisms responsible for such trends are discussed.
